View MB3769APF_1074561.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

FUJITSU SEMICONDUCTOR DATA SHEET
DS04-27202-6E
ASSP
BIPOLAR
SWITCHING REGULATOR CONTROLLER
MB3769A
DESCRIPTION
The Fujitsu MB3769A is a pulse-width-modulation controller which is applied to fixed frequency pulse modulation technique. The MB3769A contains wide band width Op-Amp and high speed comparator to construct very high speed switching regulator system up to 700 kHz. Output is suitable for power MOS FET drive owing to adoption of totem pole output. The MB3769A provides stand-by mode at low voltage power supply when it is applied in primary control system.
FEATURES
* * * * * * * * * * * * * * High frequency oscillator (f = 1 kHz to 700 kHz) On-chip wide band frequency operation amplifier (BW = 8 MHz Typ) On-chip high speed comparator (td = 120 ns Typ) Internal reference voltage generator provides a stable reference supply (5 V 2%) Low power dissipation (1.5 mA Typ at standby mode, 8 mA Typ at operating mode) Output current 100 mA ( 600 mA at peak)
High speed switching operation (tr = 60 ns, tf = 30 ns, CL = 1000 pF Typ)
Adjustable Dead-time On-chip soft start and quick shut down functions Internal circuitry prohibits double pulse at dynamic current limit operation Under voltage lock out function (OFF to ON: 10 V Typ, ON to OFF: 8 V Typ) On-chip output shut down circuit with latch function at over voltage On-chip Zener diode (15 V) One type of package (SOP-16pin : 1 type)
APPLICATIONS
* Power supply module * Industrial Equipment * AC/DC Converter
etc.
Copyright(c)1994-2006 FUJITSU LIMITED All rights reserved
MB3769A
PIN ASSIGNMENT
(TOP VIEW)
+IN (OP) -IN (OP) FB DTC CT RT GND VL
1 2 3 4 5 6 7 8
16 15 14 13 12 11 10 9
+IN (C) -IN (C) VREF OVP VCC VZ VH OUT
(FPT-16P-M06)
2
MB3769A
BLOCK DIAGRAM
Fig. 1 - MB3769A Block Diagram
Over Current Detection Comparator -IN (C) 15 S +IN (C) 16 + R 1.85 V VREF + + + PWM + Comp. + STB STB FB +IN (OP) 3 1 8 VL Q 10 VH
+ 1.8 V DTC 4
9
OUT
-IN (OP)
2 13
+ Error Amp Over Voltage Detector S 2.5 V Power off 1.5 V to 3.5 V Triangle Wave Oscillator R Q
OVP
+
CT RT V CC
5 6 12
+ 8/10 V STB -
(2.5 V)
15.4 V VZ 11 30 k GND 7 Reference Regulator
5.0 + 0.1 V
+ 14 VREF
3
MB3769A
ABSOLUTE MAXIMUM RATINGS
Parameter Power Supply Voltage Output Current Operation Amp Input Voltage Power Dissipation : SOP Storage Temperature *1 : Duty 5% *2 : Ta = + 25 C, SOP package is mounted on the epoxy board. (4 cm x 4 cm x 0.15 cm) WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings. Symbol VCC IOUT Vin (OP) PD TSTG Rating Min -55 Max 20 120 (660* ) VCC + 0.3 ( 20) 620*2 +125
1
Unit V mA V mW C
4
MB3769A
RECOMMENDED OPERATING CONDITIONS
Parameter Power Supply Voltage Output Current (DC) Output Current (Peak) Operation Amp Input voltage FB Sink Current FB Source Current Comparator Input Voltage Reference Section Output Current Timing Resistor Timing Capacitor Oscillator Frequency Zener Current Operating Ambient Temperature: SOP Symbol VCC IOUT IOUT PEAK VINOP ISINK ISOURCE VINC
+ -
SOP package Min 12 -100 -600 -0.2 -0.3 -0.3 9 100 1 -30 Typ 15 0 to VREF 0 to 3 0 to 2 2 18 680 100 +25 Max 18 +100 +600 VCC-3 0.3 2 VCC 2.5 10 50 10 5 +75
6
Unit V mA mA V mA mA V V mA k pF kHz mA C
VINC RT CT
IREF
fOSC IZ Ta
700
WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges. Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.
5
MB3769A
ELECTRICAL CHARACTERISTICS
(VCC=15V, Ta=+25C)
Parameter
Output Voltage Input Regulation Reference Load Regulation Section Temp. Stability Short Circuit Output Current Oscillator Frequency Oscillator Section Voltage Stability Temp. Stability Input Bias Current Max. Duty Cycle Duty Cycle Set Dead -time Control Input Section Threshold Voltage 0% Duty Cycle Max. Duty Cycle
Symbol
VREF VRIN VRLD VRTEMP ISC fOSC fOSCIN fOSC /T ID Dmax Dset VDO VDM VDH VIO (OP) IIO (OP) IIR (OP) VCM (OP) Av (OP) BW SR CMR VOH VOL
Condition
IREF = 1 mA 12 V VCC 18 V 1 mA IREF 10 mA -30 C Ta +85 C VREF = 0 V RT = 18 k CT = 680 pF 12 V VCC 18 V -30 C Ta +85 C
Value Min
4.9 15 90 75 45 1.55 4.5 -1 -0.2 70 65 4.0 -
Typ
5.0 2 -1 200 40 100 0.03 2 2 80 50 3.5 1.85 2 30 -0.3 90 8 6 80 4.6 0.1
Max
5.1 15 -15 750 110 10 85 55 3.8 10 300 VCC -3 0.5
Unit
V mV mV V/ C mA kHz % % A % % V V V mV nA A V dB MHz V/s dB V V
Vd = 1.5 V Vd = 0.5 VREF VCC = 7 V, IDTC = -0.3 mA V3 = 2.5 V V3 = 2.5 V V3 = 2.5 V 12 V VCC 18 V 0.5 V V3 4 V Av = 0 dB RL = 10 k, Av = 0 dB VIN = 0 V to 10 V I3 = -2 mA I3 = 0.3 mA
Discharge Voltage Input Offset Voltage Input Offset Current Input Bias Current Common-Mode Input Voltage Error Amplifier Section Voltage Gain Band Width Slew Rate Common-Mode Rejection Rate "H" Level Output Voltage "L" Level Output Voltage
(Continued)
6
MB3769A
(Continued)
(VCC=15V, Ta=+25C)
Parameter
Input Offset Voltage Input Bias Current Current Comparator Common-Mode Input Voltage Voltage Gain Response Time PWM Comparator Section 0% Duty Cycle Max Duty Cycle "H" Level Output Voltage "L" Level Output Voltage Output Section Rise Time Fall Time Over Voltage Detector Under Voltage Out Stop Threshold Voltage Input Current VCC Reset Off to On On to Off Standby * Supply Current Operating Zener Voltage Zener Current
Symbol VIO (C) IIB (C) VCM (C) AV (C) td VOPO VOPM VH VL tr tf VOVP IIOVP VCC RST VTHH VTHL ISTB ICC VZ IZ
Condition VIN = 1 V VIN = 1 V 50 mV over drive RT = 18 k CT = 680 pF IOUT = -100 mA IOUT = 100 mA CL = 1000 pF, RL = CL = 1000 pF, RL = VIN = 0 V RT = 18 k 4 pin Open RT = 18 k IZ = 1 mA V11-7 = 1 V
Value Min
-5 0 1.55 12.5 2.4 -1.0 2.0 9.2 7.2 -
Typ
5 -1 200 120 3.5 1.85 13.5 1.1 60 30 2.5 -0.2 3.0 10.0 8.0 1.5 8.0 15.4 0.03
Max
15 2.5 250 3.8 1.3 120 80 2.6 4.5 10.8 8.8 2.0 12.0 -
Unit
mV A V V/V ns V V V V ns ns V A V V V mA mA V mA
* : VCC = 8V
7
MB3769A
Fig. 2 - MB3769A Test Circuit
1.0 V 15.0 V OUTPUT
10 k 16 +IN (C) COMP in +IN (OP) 1 -IN (OP) 2 FB 3 DTC 4 680 pF VFB VDTC 15 -IN (C) 14 VREF 13 OVP 12 VCC MB3769A CT 5 18 k RT 6 GND 7 VL 8 11 VZ 10 VH 9 OUT 1000 pF
TEST INPUT 3.5 V Typ Voltage at CT 1.5 V Typ 1.05 V 1.0 V COMP in 0.95 V 90% tr of COMP-in should be within 20 ns.
50% OUTPUT 10% tr tf td
8
MB3769A
Fig. 3 - MB3769A Operating Timing
Soft Start Operation Dead-Time Input Voltage Triangle Wave Form Error Amp Output
1.85V
Quick Shutdown Operation
3.5 V
1.5 V
PWM Comparator Output Output Wave Form Comp. Current -in Wave Form Comp. Current +in Wave Form Comp. Current Latch Output Voltage at OVP OVP Latch Power Supply Voltage 0V Standby Mode Over Voltage Detector Latch OFF (15 V) 10 V (Typ) Over Current Detector 2.5 V
(1 V)
8V (Typ) Over Voltage Detector
3V
Standby Mode
9
MB3769A
FUNCTIONS 1. Error Amplifier
The error amplifier detects the output voltage of the switching regulator. The error amplifier uses a high-speed operational amplifier with an 8 MHz bandwidth (typical) and 6 V/s slew rate (typical). For ease of use, the common mode input voltage ranges from -0.2 V to VCC-3 V. Figure 4 shows the equivalent circuit.
Fig. 4 - MB3769A Equivalent Circuit Differential Amp
VCC
VREF
-IN (OP) 150 +IN (OP) 700 A
To PWM Comp.
GND Protection element
2. Overcurrent Detection Comparator
There are two methods for protection of the output transistor of this device from overcurrents; one restricts the transistor's ontime if an overcurrent that flows through the output transistor is detected from an average output current, and the other detects an overcurrent in the external transistor (FET) and shuts the output down instantaneously. Using average output currents, the peak current of the external transistor (FET) cannot be detected, so an output transistor with a large safe operation area (SOA) margin is required. For the method of detecting overcurrents in the external transistor (FET), the output transistor can be protected against a shorted filter capacitor or power-on surge current. The MB3769A uses dynamic current limiting to detect overcurrents in the output transistor (FET). A high-speed comparator and flip-flop are built-in. To detect overcurrents, compare the voltage at +IN(C) of current detection resistor connected the source of the output transistor (FET), with the reference voltage (connected to -IN(C)) using a comparator. To prevent output oscillation during overcurrent, flipflop circuit protects against double pulses occurring within a cycle. The output of overcurrent detector is ORed with other signals at the PWM comparator. See the example " Application Example" for details on use. Figure 5 shows the equivalent circuit of the over-current detection comparator.
10
MB3769A
Fig. 5 - MB3769A Equivalent Circuit Over Current Detection Comparator
VREF
To PWM Comp.
+IN (C)
-IN (C)
Protection element
3. DTC: Dead Time Control (Soft-Start and Quick Shutdown)
The dead time control terminal and the error amplifier output are connected to the PWM comparator. The maximum duty cycle for VDTC (voltage applied to pin 4) is obtained from the following formula (approximate value at low frequency): Duty Cycle = (3.5 - VDTC) x 50 (%) [0% duty cycle DMAX (80%)] The dead time control terminal is used to provide soft start. In Figure 6, the DTC terminal is connected to the VREF terminal through R and C. Because capacitor C does not charge instantaneously when the power is turned on, the output transistor is kept turned off. The DTC input voltage and the output pulse width increase gradually according to the RC time constant so that the control system operates safely.
Fig. 6 - MB3769A Soft Start Function
VREF C DTC R Soft Start R2 Soft Start + DTC C R1 DTC VREF
The quick shutdown function prevents soft start malfunction when the power is turned off and on quickly. After the power is shut down, soft start is disabled because the DTC terminal has low electric potential from the beginning if the power is turned on again before the capacitor is discharged. The MB3769A prevents this by turning on the discharge transistor to quickly discharge the capacitor in the stand-by mode.
11
MB3769A
4. Triangular Wave Oscillator
The oscillation frequency is expressed by the following formula: 1 0.8 x CT x RT + 0.0002 ms [kHz] CT :F RT :k
fOSC ~
For master/slave synchronized operation of several MB3769As, the CT and RT terminals of the master MB3769A are connected in the usual way and the CT terminals of the master and slave device (s) are connected together. The slave MB3769A's RT terminal is connected to it's VREF terminal to disable the slave's oscillator. In this case, set 50/n k (n is the number of master and slave ICs) to the upper limit of RT so that internal bias currents do not stop the master oscillation.
Fig. 7 - MB3769A Synchronized Operation
master RT CT VREF
slave RT CT
5. Overvoltage Detector
The overvoltage detection circuit shuts the system power down if the switching regulator's output voltage is abnormal or if abnormal voltage is appeared. The reference voltage is 2.5 V (VREF /2). The system power is shut down if the voltage at pin 13 rises above 2.5 V. The output is kept shut down by the latching circuit until the power supply is turned off (see Figure 3).
6. Stand-by Mode and Under-Voltage Lockout (UVLO)
Generally, VGS > 6 to 8 V is required to use power MOSFET for switching. UVLO is set so that output is on at VCC 10 V (standard) when the power is turned on and is off at VCC 8 V (standard) when the power is turned off. In the stand-by mode, the power supply current is limited to 2 mA or less when the output is inhibited by the UVLO circuit. When the MB3769A is operated from the 100 VAC line, the power supply current is supplied through resistor R (Figure 8). That is, the IC power supply current is supplied by the AC line through resistor R until operation starts. Current is then supplied from the transformer tertiary winding, eliminating the need for a second power supply. Two volts (typical) of hysteresis are provided for return from operation mode to stand-by mode not to return to stand-by mode until output power is turned on or to avoid malfunction due to noise.
12
MB3769A
Fig. 8 - MB3769A Primary Control
R
C MB3769A
7. Output Section
Because the OUT terminal (pin 9) carries a large current, the collector and emitter of the output transistor are brought out to the VH and VL terminals. In principle, VH is connected to VCC and VL is connected to GND, but VH can be supplied from another power supply (4 V to 18 V). Note that VL and GND should be connected as close to the IC package as possible. A capacitor of 0.1 F or more is inserted between VH and VL (see Figure 9). Fig. 9 - MB3769A Typical Connection Circuit Of Output
12
10 9 7 8 0.1 F
13
MB3769A
APPLICATION EXAMPLE
Fig. 10 - MB3769A DC - DC Convertor
12 to 18 V 3.6 k 3.3 k 0.1 F 10 k 330 pF 100 k 1+IN (OP) 2-IN (OP) 3FB 4DTC 5CT 6RT 7GND 8VL +IN (C) 16 IN (C) 15 20 k VREF 14 OVP 13 MB3769A VCC 12 VZ 11 VH 10 OUT 9 R S 220 pF C 51 k 18 k 10 k 5.1 k 1 2.4 k 5V 1A
Overcurrent Protection Circuit
The waveform at the output FET source terminal is shown in Figure 11. The RC time constant must be chosen so that the voltage glitch in the waveform does not cause erroneous overcurrent detection. This time constant is should be from 5 ns to 100 ns. A detection current value depends on R or C because a waveform is weakened. To keep this glitch as small as possible, the rectifiers on the transformer secondary winding must be the fast-recovery type.
Fig. 11 - MB3769A Output FET Source Point
Glitch Point S waveform
14
MB3769A
Fig. 12 -Primary Control
100 VAC R
1 +IN(OP) +IN(C) 16 2 -IN(OP) 22 k 3 FB 4.7 F 4 DTC 5 CT 6 RT 7 GND 22 k 680 18 pF k 8 VL -IN(C) 15 VREF 14 OVP 13 VCC 12 VZ 11 VH 10 OUT 9 * 22 15 k 47 k
+
+
10 k
*: The resistance (22 ) as an output current limiter at pin 9 is required when driving the FET which is more than 1000 pF (CGS).
15 V 0V Secondly power supply
Fig. 13 -Secondly Control
12 V 43 k 10 k 39 k 1000 27 pF k
5.1 k 1 +IN(OP) +IN(C) 16 51 k 2 -IN(OP) 3 FB 4 DTC 5 CT 6 RT 7 GND 8 VL -IN(C) 15 VREF 14 OVP 13 VCC 12 VZ 11 VH 10 OUT 9
10 k
680 pF
18 k
15
MB3769A
SHORT PROTECTION CIRCUIT
The system power can be shut down to protect the output against intermittent short-circuits or continuous overloads. This protection circuit can be configured using the OVP input as shown in Figure 14.
Fig. 14 -Case I. (Over Protection Input) Primary Mode
V0 (5V output) PC2
15 k IN-B 8.2 k IN-A
8 3 1 4 MB3761 6 5
PC1 OUT-B 500 HYS-A
9
6.8 k
500
MB3769A
14 20 k 13 PC2
7 1 F PC1 100 k 10 k
Fig. 15 -Case II. (Over Protection Input) Secondly Mode
V0 (5V output) 14 VREF MB3769A 13 OVP
20 k 15 k IN-B 8.2 k 6.8 k IN-A 3 1 5 8 6 OUT-B MB3761 2
HYS-A
1 F 200 k
16
MB3769A
HOW TO SYNCHRONIZE WITH OUTSIDE CLOCK
The MB3769A oscillator circuit is shown in Figure 16. CT charge and discharge currents are expressed by the following formula: 5V ICT = 2 x I1 = RT
Fig. 16 -Oscillator Circuit
VREF 1 k I1 2 x I1 RT + 2.5 V 300 6 5 (4 x I1) 150 CT 1.5 V 2 x I1 ICT + 500 500 + 3.5 V R Q S
This circuit shows that if the voltage at the CT terminal is set to 1.5 V or less, one oscillation cycle ends and the next cycle starts. An example of an external synchronous clock circuit is shown in Figure 17.
Fig. 17 -Typical Connection of Synchronized Outside Clock Circuit
tcycle 5 MB3769A 6 RT CT ex. MB74HC04 VP R(5.1 k ) clamp circuit (VL) VP tP tcycle = 2.5 s (fEXT = 400 kHz) tP = 0.5 s RT = 11 k
The Figure 18 shows the CT terminal waveform. VTH may be near 2.5 V. In this case, the maximum duty cycle is restricted as shown in the formula below if tP' = 0.
Fig. 18 -Voltage Waveform at CT 3.5 V VTH ( .. 2.5 V)
1.85 V VCT Dmax= (3.5 - 1.85) + (3.5 - VTH) (3.5 - VL) + (3.5 - VTH) 59% (VL = 0 V: No clamp circuit) VL When VTH = 2.5 V, CT can be provided by followings. tcycle - tP = 1 fOSC x (3.5 - VL) + (3.5 - VTH) fOSC(3.5 - 1.5) x 2
tP'
17
MB3769A
1 0.8 x CT x RT 1 x 0.8 x RT 4 4.5 - VL (tcycle - tP) [pF] (RT: k, tcycle, tP: ns)
fOSC ~ CT ~
Make VL high for a large duty cycle for the clamp circuit. The circuits below can be used because the clamp voltage must be much lower than 1.5 V.
Fig. 19 -Clamp Circuit
VREF R1 (4.7 k) (1.2 V) 3 (1.2 V) 0.1 F A R2 (1.2 k) 820 0.1 F 4 5 VREF 8 MB3761
B
In circuit A, R1 and R2 must be determined considering the effects of tP R, or RT. , The transistor saturation voltage must be very small (<0.15 V) for any clamp circuit, so a transistor with a very small VCE (sat) should be used.
18
MB3769A
SYNCHRONIZED OUTSIDE CLOCK CIRCUIT
Fig. 20
5V 1V 1V
1.No Clamp Circuit (Connect with GND) VP (5 V/div) CT = 150 pF + Prove Capacitor (~ 15 pF) RT = 11 k 5 pin CT (1 V/div) GND Level (CT) OUT (10 V/div) CT 150 pF MB74HC04 VP 5.1 k
10 V
500 nS 500 ns
Fig. 21
5V 1V
2.Clamp Circuit A (Dividing Resistor) VP (5 V/div) CT = 220 pF + Prove capacitor (~ 15 pF) RT = 11 k 5 pin CT 220 pF GND Level (CT) OUT (10 V/div) MB74HC04 VP 5.1 k VREF 4.7 k
CT (1 V/div)
10 V
500 ns
0.1 F
1.2 k
Fig. 22
5V 1V
3.Clamp Circuit B (Apply MB3761) VP (5 V/div) CT = 220 pF + Prove capacitor (~ 15 pF) RT = 11 k 5 pin CT 220 pF GND Level (CT) 820 OUT (10 V/div) MB74HC04 VP 5.1 k VREF 8 3 MB3761 4 5
CT (1 V/div)
10 V
500 ns
0.1 F
19
MB3769A
Fig. 23 -Test Circuit
15 V (VCC) 12 1 2 3 2.5 V 4 5 6 11 k 7 8 13 9 OUT MB3769A 10 14 2.4 k 15 2.4 k 16
20
MB3769A
TYPICAL PERFORMANCE CHARACTERISTICS
Fig. 24 -Power Supply Voltage vs. Power Supply Current (Low Voltage stop of VCC)
Power Supply Current ICC (mA) 10.0 8.0 6.0 4.0 2.0 0.0 0.0 4.0 8.0 12.0 16.0 20.0 OVP operating Standby Current ISTB (mA) OVP operating V13 = 5 V Normal operating V13 = 0 V
Fig. 25 -Standby Current vs. Operating Ambient Temperature
2 VCC = 8 V
1
0
Power Supply Voltage VCC (V)
-30 + 85 +0 + 25 + 50 Operating Ambient Temperature Ta (C)
Fig. 26 -Reference Voltage
5.1 Reference Voltage VREF (V) VCC = 15 V IREF = 1 mA
Fig. 27 -"L" level Output Voltage vs. "L" level Output Current
"L" level Output Voltage VOL (V) 3 VCC = 15 V Ta = +25 C 2
750 V/C 5.0
1
4.9 0 -30
0 0 + 25 + 50 + 85 Operating Ambient Temperature Ta (C)
0.2
0.4
0.6
0.8
"L" level Output Current IOL (mA)
Fig. 28 -"H" level Output Voltage vs. "H" level Output Current
"H" level Output Voltage VOH (V) 5 4 3 2 1 0 2 4 6 8 "H" level Output Current IOH (mA) 10 VCC = 15 V Ta = +25 C
(Continued) 21
MB3769A
700 500 400 300 Oscillator Frequency fOSC (kHz) CT = 100 pF
"H", "L" level Output Voltage VH, VL (V)
Fig. 29 -Oscillator Frequency vs. RT, CT
Fig. 30 -"H", "L" level Output Voltage vs. Oscillator Frequency
4 VCC = 15 V Ta = +25 C VH VH VL 2 VL 1
3
200
CT = 680 pF
CT = 220 pF
0
20 k
50 k
100 k 200 k
500 k
1M
100 90 80 70 CT = 1000 pF 60 50 40 30 CT = 2200 pF 20 7 8 9 10 20 30 40 50 60 70 RT (k), CT (pF)
Frequency fOSC (Hz)
Fig. 32 -Oscillator Frequency vs. Operating Ambient Temperature
VCC = 15 V Oscillator Frequency fOSC (%) 4 100 kHz
2 300 kHz 500 kHz
0 -2
Fig. 31 -Duty Cycle vs. Dead Time Control Voltage
100 fOSC = 200 kHz 80 fOSC = 500 kHz Duty Cycle (%) 60 VCC = 15 V CT = 1000 pF Ta = +25 C
-4 -30
Target fOSC = 100 kHz 2 % typ 0 + 25 + 50 + 85 Operating Ambient Temperature Ta (C)
Dead Time Control Voltage VDTC (V)
Fig. 33 -Dead Time Control Voltage vs. Current(Standby Mode)
5.0 4.0 3.0 2.0 1.0 0 -0.2 -0.4 -0.6 -0.8 -1.0 -1.2 Dead Time Control Current IDTC (mA) VCC = 7 V Ta = +25 C
40
20
0
0
1
2
3
4
5
Dead Time Control Voltage VDTC (V)
(Continued) 22
MB3769A
Fig. 34 -Gain/Phase vs. Frequency (Set Gv = 60 dB)
60 40 Gain (dB) 20 0 Gain -360 VCC = 15 V -180 Ta = +25 C -240 -300 Phase (deg)
Fig. 35 -Duty vs. Operating Ambient Temperature
55 VCC = 15 V CL = 1000 pF VDTC = 2.5 V
Phase
Duty (%)
50
fOSC = 200 kHz
fOSC = 500 kHz
10 k
100 k
1M
10 M
Frequency f (Hz)
45 0 -30 0
+ 25
+ 50
+ 85
Operating Ambient Temperature Ta (C)
Fig. 36 -"L" level Output Voltage vs. "L" level Output Current
"L" level Output Voltage VOL (V) 1.5 VCC = 15 V Ta = +25 C
Fig. 38 -tr/tf of Output and td of Comparator vs. Operating Ambient Temperature
160 VCC = 15 V CL = 1000 pF 140 td 120
1.0
0.5
0 tr/tf/td (ns) 0 100 200 300 400 500 "L" level Output Current IOL (mA) 600 100
80 tr 60
Fig. 37 -"H" level Output Voltage vs. "H" level Output Current
"H" level Output Voltage VOH (V) 14.0 VCC = 15 V Ta = +25 C
13.5
40 tf
13.0
20 0
12.5 0 0 100 200 300 400 500 "H" level Output Current IOH (mA) 600
-30
0 + 25 + 50 + 85 Operating Ambient Temperature Ta (C)
(Continued) 23
MB3769A
(Continued)
Fig. 39 -OVP Latch Standby Power Supply Current vs. Operating Ambient Temperature
6 Standby Power Supply Current (mA) VCC = 8 V 4 pin open 13 pin = 3 V
Fig. 40 -OVP Supply Voltage Reset vs. Operating Ambient Temperature
5
OVP Supply Voltage Reset (V)
5
4
4
3
3
2
2
1
0 -40 -20
0 0
+ 20 + 40 + 60 + 80 + 100 -40 -20 0 + 20 + 40 + 60 + 80 + 100
Operating Ambient Temperature Ta (C)
Operating Ambient Temperature Ta (C)
24
MB3769A
NOTES ON USE
* Take account of common impedance when designing the earth line on a printed wiring board. * Take measures against static electricity. - For semiconductors, use antistatic or conductive containers. - When storing or carrying a printed circuit board after chip mounting, put it in a conductive bag or container. - The work table, tools and measuring instruments must be grounded. - The worker must put on a grounding device containing 250 k to 1 M resistors in series. * Do not apply a negative voltage - Applying a negative voltage of -0.3 V or less to an LSI may generate a parasitic transistor, resulting in malfunction.
ORDERING INFORMATION
Part number MB3769APF- MB3769APF-E1 Package 16-pin plastic SOP (FPT-16P-M06) 16-pin plastic SOP (FPT-16P-M06) Remarks Conventional version Lead Free version
RoHS Compliance Information of Lead (Pb) Free version
The LSI products of Fujitsu with "E1" are compliant with RoHS Directive , and has observed the standard of lead, cadmium, mercury, Hexavalent chromium, polybrominated biphenyls (PBB) , and polybrominated diphenyl ethers (PBDE) . The product that conforms to this standard is added "E1" at the end of the part number.
MARKING FORMAT (Lead Free version)
MB3769A
XXXX XXX
E1
INDEX Lead Free version SOP-16
25
MB3769A
LABELING SAMPLE (Lead free version)
Lead free mark JEITA logo JEDEC logo
MB123456P - 789 - GE1
(3N) 1MB123456P-789-GE1 1000
G
Pb
(3N)2 1561190005 107210
QC PASS
PCS 1,000 MB123456P - 789 - GE1
2006/03/01
ASSEMBLED IN JAPAN
1/1
MB123456P - 789 - GE1
0605 - Z01A 1000
1561190005
Lead Free version
26
MB3769A
MB3769APF-E1 RECOMMENDED CONDITIONS OF MOISTURE SENSITIVITY LEVEL
Item Mounting Method Mounting times Before opening Storage period From opening to the 2nd reflow When the storage period after opening was exceeded Storage conditions Condition IR (infrared reflow) , Manual soldering (partial heating method) 2 times Please use it within two years after Manufacture. Less than 8 days Please processes within 8 days after baking (125 C, 24H)
5 C to 30 C, 70%RH or less (the lowest possible humidity)
[Temperature Profile for FJ Standard IR Reflow] (1) IR (infrared reflow) H rank : 260 C Max
260 C 255 C
170 C to 190 C
RT
(b)
(c)
(d)
(e)
(a)
(d')
(a) Temperature Increase gradient (b) Preliminary heating (c) Temperature Increase gradient (d) Actual heating (d')
(e) Cooling
: Average 1 C/s to 4 C/s : Temperature 170 C to 190 C, 60s to 180s : Average 1 C/s to 4 C/s : Temperature 260 C Max; 255 C or more, 10s or less : Temperature 230 C or more, 40s or less or Temperature 225 C or more, 60s or less or Temperature 220 C or more, 80s or less : Natural cooling or forced cooling
Note : Temperature : the top of the package body (2) Manual soldering (partial heating method) Conditions : Temperature 400 C Max Times : 5 s max/pin 27
MB3769A
PACKAGE DIMENSION
16-pin plastic SOP Lead pitch Package width x package length Lead shape Sealing method Mounting height Weight 1.27 mm 5.3 x 10.15 mm Gullwing Plastic mold 2.25 mm MAX 0.20 g P-SOP16-5.3x10.15-1.27
(FPT-16P-M06)
Code (Reference)
16-pin plastic SOP (FPT-16P-M06)
*110.15 -0.20 .400 -.008
16
+0.25 +.010
Note 1) *1 : These dimensions include resin protrusion. Note 2) *2 : These dimensions do not include resin protrusion. Note 3) Pins width and pins thickness include plating thickness. Note 4) Pins width do not include tie bar cutting remainder.
0.17 -0.04
9
+0.03 +.001
.007 -.002
INDEX
*2 5.300.30
7.800.40 (.209.012) (.307.016) Details of "A" part 2.00 -0.15 .079 -.006
+0.25 +.010
(Mounting height)
1
8
"A" 0.13(.005)
0.25(.010) 0~8
1.27(.050)
0.470.08 (.019.003)
M
0.500.20 (.020.008) 0.600.15 (.024.006)
0.10 -0.05
+0.10 +.004
.004 -.002 (Stand off)
0.10(.004)
C
2002 FUJITSU LIMITED F16015S-c-4-7
Dimensions in mm (inches). Note: The values in parentheses are reference values.
28
MB3769A
FUJITSU LIMITED
All Rights Reserved. The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering. The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information. Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein. The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite). Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products. Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions. If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan. Edited Business Promotion Dept.
F0605

▲Up To Search▲

Price & Availability of MB3769APF

	To Download MB3769APF Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .